

APPLICATION FOR
UNITED STATES LETTERS PATENT
SPECIFICATION

INVENTOR(S) : Kazumasa KOBAYASHI

Title of the Invention: Electronic Circuit Design Apparatus
and Method Thereof

ELECTRONIC CIRCUIT DESIGN APPARATUS AND METHOD THEREOF

Background of the Invention

Field of the Invention

5 The present invention relates to an electronic circuit design apparatus, a method of designing an electronic circuit such as a large scale integrated circuit (LSI), a multichip module (MCM), a printed circuitboard (PCB), etc., a computer program for causing
10 a computer to carry out the design of such an electronic circuit and a computer-readable storage medium storing such a computer program.

Description of the Related Art

15 In the case of designing an electronic circuit by CAD (Computer Aided Design), there are three design procedures including the first step of setting the global layout and global wiring of a circuit thereby determining a design constraint, the second step of inserting logic
20 design into the circuit and the third step of editing the layout and wiring of the circuit.

 Conventionally, in the case of determining the global layout of components to be used in the first step, a designer defines the shapes of components to be arranged,
25 arranges the components one by one and examines the layout.

In the method of a layout examination in the third step, layout regions are divided for each function, etc. and the layout of components is examined for each divided region (for example, Japanese Laid-Open Patent
5 Publication No.8-255185). Furthermore, in an automatic layout in the third step, components are temporarily arranged, the thus-temporarily-arranged components are grouped for each function and the layout is examined in detail for each group (for example, Japanese Laid-Open
10 Patent Publication No.4-363767).

However, there are following problems in the above-mentioned conventional electronic circuit design method.

The layout examination in the first step is a global
15 examination and it aims at figuring out the global layout positions and occupied area of the components to be arranged. In spite of such a global examination, in a conventional method of arranging components one by one, it is required that the shapes of components to be examined
20 are defined and arranged manually by a designer so that there arises the problem that an examination time increases.

Even if the method of a layout examination in the third step is tentatively applied to the first step,
25 the occupied area of components cannot be figured out

until the components are actually arranged in each section. Eventually, it is required that components are arranged one by one. Therefore, this method is not an effective method of shortening an examination time in
5 the first step.

Even if a method of automatic layout in the third step is tentatively applied to the first step, it is required that the shapes of components to be examined are defined one by one and arranged. Therefore, this
10 method is not an effective method of shortening an examination time in the first step.

Summary of the Invention

An object of the present invention is to provide
15 an electronic circuit design apparatus for shortening the examination time of global layout of components in an electronic circuit and a method thereof.

An electronic circuit design apparatus of the present invention is provided with a storage device,
20 an indication device, a calculation device and a display device, and it designs an electronic circuit on a screen. The storage device stores the contour information about each component. The indication device indicates a plurality of components to be collectively arranged in
25 the electronic circuit and a layout distance between

the components. The calculation device obtains the contour information about the components from the storage device and calculates a contour of a component region for collectively arranging the components using the
5 obtained contour information and the indicated layout distance. Then, the display device displays the calculated contour of the component region on the screen.

Brief Description of the Drawings

10 Fig. 1 is a drawing showing a principle of an electronic circuit design apparatus of the present invention;

Fig. 2 is a drawing showing a computer system;

15 Fig. 3 is a configuration drawing of a main body of the computer system;

Fig. 4 is a configuration drawing of software;

Fig. 5 is a drawing explaining component layout without a region;

20 Fig. 6 is a drawing explaining component layout with a region;

Fig. 7 is a flowchart of a region layout process;

Fig. 8 shows drawings explaining the transformation of a region;

25 Fig. 9 is a flowchart of a region transformation process;

Fig. 10 is a table showing attributes of component regions;

Fig. 11 is a flowchart of an attribute setting process;

5 Fig. 12 is a drawing explaining the first division display;

Fig. 13 is a flowchart of the first region division process;

10 Fig. 14 is a drawing explaining the region display of indicated components;

Fig. 15 is a flowchart of the process of region-displaying the indicated components;

Fig. 16 is a drawing explaining the second division display;

15 Fig. 17 is a flowchart of the second region division process;

Fig. 18 is a drawing explaining the integration display of a plurality of regions;

20 Fig. 19 is a flowchart of a region integration process;

Fig. 20 is a drawing showing a component to be region-displayed;

Fig. 21 is a drawing showing a reference component;

Fig. 22 is a drawing showing an initial condition;

25 Fig. 23 is a drawing showing the first region

display;

Fig. 24 is a drawing showing the second region display;

Fig. 25 is a drawing showing the third region
5 display;

Fig. 26 is a drawing showing the forth region display; and

Fig. 27 is a flowchart of a process of displaying a region around a component.

10

Description of the Preferred Embodiments

The following is the detailed explanation of the preferred embodiments of the present invention in reference to drawings.

15 Fig. 1 is the principle drawing of an electronic circuit design apparatus of the present invention. The electronic circuit design apparatus of Fig. 1 is provided with a storage device 11, an indication device 12, a calculation device 13 and a display device 14, and it
20 designs an electronic circuit on a screen.

The storage device 11 stores contour information about each component while the indication device 12 indicates a plurality of components to be collectively arranged in an electronic circuit and a layout distance
25 between those components. The calculation device 13

acquires the contour information about those components from the storage device 11 and calculates a contour of a component region for collectively arranging those components using the acquired contour information and
5 the indicated layout distance. The display device 14 displays the calculated contour of the component region on the screen.

According to such an electronic circuit design apparatus, it is possible to collectively arrange a
10 plurality of components in an electronic circuit as one region and display the region on the screen. In this way, the global layout position and occupied area of components to be arranged can be figured out without individually arranging the components so that an
15 examination time of the global component layout can be shortened.

The storage device 11 corresponds to, for example, a hard disc drive 204 shown in Fig. 3 which is described later while the indication device 12 corresponds to,
20 for example, a keyboard 103 and a mouse 104 shown in Fig. 3. Furthermore, the calculation device 13 corresponds to, for example, a CPU (Central Process Unit) 201 and a memory 202 shown in Fig. 3 while the display device 14 corresponds to, for example, a display 102
25 shown in Fig. 3.

In this preferred embodiment, as a method of global component layout in the first step, a plurality of components are arranged as one region in consideration of the global size and layout distance of the components.

5 In this way, a plurality of components can be effectively arranged, thereby shortening the examination time of a global component layout.

In addition, component layout using a region can be effectively examined by being provided with functions
10 of generating regions in consideration of a relative position relation with other components, transforming, integrating and dividing regions.

Furthermore, it is possible to simulate a transmission waveform, an electromagnetic wave, heat,
15 cost and the others, which is one of the effective methods of examining a design constraint, by enabling a region to have attribute information such as the characteristic value of a component, etc.

The electronic circuit design apparatus of the
20 present embodiment is intended to design an electronic circuit on a display using CAD and it is configured by, for example, a computer system as shown in Fig. 2.

A computer system 100 shown in Fig. 2 includes a mainbody 101 incorporating a CPU (Central Process Unit),
25 a disc drive, etc., a display 102 for displaying an image

on a display screen 102a based on the indications from the main body 101, a keyboard 103 for inputting different types of information into the computer system 100, a mouse 104 for designating an optional position on the display screen 102a of the display 102 and a modem 105 for accessing an external database, etc. and downloading a computer program or data which are stored in other computer systems.

A computer program (electronic circuit design software) stored in the portable storage medium of a disk 110 etc. or downloaded from a storage medium 106 of the other computer system using a communication apparatus such as the modem 105 etc. is inputted into the computer system 100 to be complied. This complied program causes the computer system 100 to carry out an electronic circuit design process.

Storage media used for storing such a program include various types of storage media which can be accessed by the computer system 100 connected via a communication apparatus such as the modem 105, a LAN (Local Area Network), etc. as well as portable storage media such as the disk 110, an IC (Integrated Circuit) card memory, a flexible disk, a magneto-optical disc, a CD-ROM (Compact Disk Read Only Memory), etc.

Fig. 3 is a block diagram showing the configuration

of a substantial part provided within the main body 101 of the computer system 100. The main body 101 of Fig. 3 is configured by the CPU 201, the memory 202 consisting of a RAM (Random Access Memory), a ROM (Read Only Memory) etc., a disc drive 203 used for the disk 110 and a hard disc drive (HDD) 204, which are all connected by a bus 200.

In Fig. 3, the display 102, the keyboard 103 and the mouse 104 are connected to the CPU 201 via the bus 200, but these units may be directly connected to the CPU 201. Furthermore, the display 102 may be connected to the CPU 201 via a well-known graphic interface (not shown in the figure) for processing input-output image data. Furthermore, the configuration of the computer system 100 is not limited to the configuration shown in Figs. 2 and 3. Instead, various types of well-known configurations may be used.

Fig. 4 is a configuration drawing of electronic circuit design software that is installed to an electronic circuit design apparatus configured by the computer system 100. The electronic circuit design software shown in Fig. 4 consists of a global floor planner 301, a circuit editor 302 and a layout/wiring editor 303. These programs respectively support the design in the above-mentioned first, second and third steps.

The global floor planner 301 reads the global layout/wiring information 304 about components and layout, and performs global layout and wiring, thereby displaying the results on the screen. The global
5 layout/wiring information 304 includes both global information about the board contour and the component contour (simplified shape) registered by a user, and information about the component installation position defined by the user. As a component contour, for example,
10 the circumscribed rectangle of a component is used and the lengths (sizes) in height and width of the circumscribed rectangle are registered as the global information. The global layout/wiring information 304 is stored in, for example, the disc drive 204 shown in
15 Fig. 3.

When a user approves the displayed global layout/wiring, the global floor planner 301 outputs circuit information 311 (net list, etc.) and a design constraint 312 (position coordinate, wiring width, etc.
20 of the arranged component).

Then, the circuit editor 302 performs logic design using the circuit information 311 and a design constraint 312, and outputs circuit information 313 and a design constraint 314 to which circuit logic is added. In the
25 case that a design change is required at this moment,

the circuit information 311 is returned from the circuit editor 302 to the global floor planner 301, and the global layout and global wiring are carried out once again.

Then, the layout/wiring editor 303 edits the layout
5 and wiring of a circuit based on the circuit information 313 and the design constraint 314. In the case that a design change is required at this moment, the circuit information 313 is returned from the layout/wiring editor 303 to the circuit editor 302 and logic design is carried
10 out once again.

Fig. 5 shows a condition where components are arranged on a displayed board using the global floor planner 301. In a conventional global layout, a component contour 402 is thus defined for each component and the
15 component contours 402 are arranged one by one within a board contour 401. In the example of Fig 5, five types of components such as elements A, B, C, D and E are used. One element A, one element B, two elements C, three elements D and three elements E are arranged.

20 In contrast, when three types of elements C, D and E are collectively arranged as one component region from the beginning as the above-mentioned layout, the screen display becomes like Fig. 6. The use of such a function realizes the operations of collectively arranging a
25 plurality of components and displaying the region like

a component region 503, in addition to a function of arranging the component contours 402 one by one within a board contour 501.

Fig. 7 is a flowchart of such a region layout process.

5 First of all, a user indicates the type of components to be included in a region to the global floor planner 301 (step 602) and also indicates the number of the components (step 601).

Then, the user indicates whether or not components
10 are further added to the region (step 603). In the case of further adding components, the processes in and after step 601 are repeated. When all the components to be included in the region have been added, the user indicates a layout distance between components (step 604). At this
15 moment, the user may designate a different layout distance for each component or may designate a layout distance common to all the components.

After that, the global floor planner 301 calculates a region contour based on the component contour of a
20 component to be included in the region and the indicated layout distance (step 605). For example, in the case of the component region 503 shown in Fig. 6, the region contour is calculated by the following equation.

25 horizontal length of component region

= horizontal length of contour of element C
 vertical length of component region
 = (vertical length of contour of element C)×2
 +(vertical length of contour of element D)
 5 +(vertical length of contour of element E)
 +(vertical component distance)×3

Then, when the user indicates the position for
 arranging a region with a mouse (step 606), the global
 10 floor planner 301 displays the region at the indicated
 position (step 607). As a method of designating a region
 layout position, it is conceivable to designate an
 arbitrary reference point in the region and on a contour
 (for example, the apex of the region contour), and use
 15 the position indicated by the user with the mouse as
 the position of the reference point.

According to such a region layout process, in a
 layout examination in the first step, a group of
 components to be arranged can be easily arranged as one
 20 region, thereby shortening the examination time of a
 global layout in the first step. Furthermore, the
 necessary data amount can be reduced by simplifying the
 data to be used for a layout examination, in comparison
 with a method of individually arranging components.

25 Additionally, the user can freely transform the

displayed region. Fig. 8 shows operations of changing the size of a direction Y (vertical direction) of a region and transforming the region. When the user indicates the transformation of a region for a component region
5 701 shown in Fig. 8, the region contour is re-calculated on the basis of the indicated size and a component region 702 is displayed.

Fig. 9 is a flowchart of such a region transformation process. First of all, the user indicates
10 a component region to be transformed (step 801) and selects an expansion/contraction direction of the region (step 802).

In the case of selecting the direction X, the user indicates a size in the direction X (horizontal length
15 of a region) after transformation (step 803). In this case, the global floor planner 301 calculates a size in the direction Y after transformation based on the current region contour, the component contours of the components, the layout distance and the size in the
20 direction X after transformation (step 804).

In the case of selecting the direction Y, the user indicates a size in the direction Y (vertical length
of a region) after transformation (step 805). In this case, the global floor planner 301 calculates a size
25 in the direction X after transformation based on the

current region contour, the component contours of components, the layout distance and the size in the direction Y after transformation (step 806).

After that, the global floor planner 301 displays
5 the region by the calculated size after transformation (step 807).

In Fig. 8, since the size in the direction Y is indicated and shortened, the size in the direction X is made longer so as to cover all the components included
10 in the component region 701 and then the component region 702 is generated.

In step 803, an expansion/contraction amount in the direction X may be indicated instead of a size in the direction X while in step 805, an expansion/contraction
15 amount in the direction Y may be indicated instead of a size in the direction Y. In steps 804 and 806, a size after transformation may be determined in such a way that the area of a component region before transformation is equivalent to that after transformation.

20 Additionally, the user can set attribute information such as the characteristic value of a component, etc. for the displayed region. Fig. 10 shows one example of the attribute information set for the component region 503 shown in Fig. 6. In this example,
25 a type of each component included in the region (element

name: capacitor) and a characteristic value (capacitance) are set as attribute information. In the case that the type of a component is a resistor, the resistance value is set as a characteristic value while
5 in the case that the type of a component is an inductor, an inductance is set as a characteristic value.

In this way, if the type and characteristic value of each component included in a region are set as attribute information, a transmission waveform and a
10 electromagnetic wave can be simulated so that a layout examination becomes possible in consideration of the simulation result.

Furthermore, heat can be simulated if the calorific value of each component included in a region is set as
15 attribute information. If the price of each component included in a region is set as attribute information, a cost can be simulated.

Fig. 11 is a flowchart of an attribute setting process of setting attribute information for the
20 component in a region. First of all, the user indicates to the global floor planner 301, a region including a component to which attribute information is set (step 1001) and a component to which attribute information is set in the region (step 1002). Then, the global floor
25 planner 301 sets attribute information about the

component on the basis of a user's indication (step 1003).

Subsequently, the user indicates whether or not the attribute information about other components in the region is set (step 1004). In the case of setting the
5 attribute information about other components, processes in and after step 1002 are repeated. When the attribute information about a required component has been set, processes terminate.

Furthermore, the global floor planner 301 can
10 replace a component group that is displayed as a region with respective components and can separately display the respective components. Fig. 12 shows an operation of dividing a region into respective components and displaying the respective components. When the global
15 floor planner 301 indicates the division display of a component region 1101 that is arranged by a process of Fig. 7, a component group in the region is displayed in the state where the group is divided into respective components like component contours 1102.

20 Fig. 13 is a flowchart of such a region division process. First of all, the user indicates a region to be divided to the global floor planner 301 (step 1201) and also indicates whether or not all the components in the region are divided and displayed (step 1202).

25 In the case that the user indicates all the

components in the region to be divided, the global floor planner 301 divides all the components in the region and displays the respective component contours (step 1203).

5 In the case of dividing part of the components in the region, the user indicates components to be divided and displayed (step 1204), and the global floor planner 301 separates the indicated components from the region, thereby displaying the component contours of them.

10 Then, the user selects whether or not he/she indicates other components to be divided and displayed (step 1206). In the case of indicating other components, processes in and after step 1204 are repeated. In the case that a user does not indicate other components,
15 the global floor planner 301 collectively region-displays the components remaining in the region (step 1207). The calculation method of a region contour is similar to that in step 605 shown in Fig. 7.

 In addition, the global floor planner 301 can
20 collectively display a plurality of individually arranged components as one region. Fig. 14 shows operations of indicating the already-arranged components and region-displaying the components. When indicating the assembly of component contours 1301 of
25 components such as elements C, D and E shown in Fig.

14 into one region, the indicated plurality of components are displayed as one region like a component region 1302.

Fig. 15 is a flowchart of a process of region-displaying indicated components. First of all, the user indicates components to be region-displayed (step 1401) and determines whether or not all the components to be region-displayed have been indicated (step 1402). In the case that other components are indicated, processes in and after step 1401 are repeated.

10 When the user inputs a confirmation that all the components have been indicated, the global floor planner 301 collectively region-displays all the indicated components. The calculation method of a region contour is similar to the step 605 shown in Fig. 7.

15 Furthermore, the user can divide the displayed region into a plurality of regions. Fig. 16 shows an operation of dividing a region into two regions and displaying them. When the division of a component region 1501 shown in Fig. 16 is indicated, the region 1501 is divided into a component region 1502 and a component region 1503 and those regions are displayed. The component region 1502 includes one element C and three elements D while the component region 1503 includes one element C and three elements E.

25 Fig. 17 is a flowchart of such a region division

process. First of all, the user indicates a region to be divided and displayed (step 1601), and also indicates components to be included in one of the regions (step 1602). After this, the user determines whether or not
 5 all the components to be included in one region have been indicated (step 1603). If the user indicates other components, processes in and after step 1602 are repeated.

When the user inputs a confirmation that all the
 10 components to be included in one region have been indicated, the global floor planner 301 collectively region-displays all the indicated components (step 1604) and also collectively region-displays the remaining components (step 1605). The calculation method of a
 15 region contour in steps 1604 and 1605 is similar to the step 605 shown in Fig. 7.

Furthermore, the user can integrate a plurality of indicated regions into one region. Fig. 18 shows an operation of integrating and displaying two regions.
 20 When the integration of a component region 1701 and a component region 1702 shown in Fig. 18 is indicated, these component regions are integrated into one component region 1703 and it is displayed.

Fig. 19 is a flowchart of such a region integration
 25 process. First of all, the user indicates a plurality

of regions to be integrated and displayed (step 1801),
and also determines whether or not all the regions to
be integrated and displayed have been indicated (step
1802). If the user indicates other regions, processes
5 in and after step 1801 are repeated.

When the user inputs a confirmation that all the
regions have been indicated, the global floor planner
301 collectively region-displays all the indicated
regions (step 1803). Here, using a region contour of
10 each indicated region instead of a component contour,
a new region contour is calculated by the method similar
to the step 605 shown in Fig. 7.

Furthermore, the global floor planner 301 can
perform region display in consideration of the relative
15 position relation with surrounding components. Figs.
20 to 26 show examples of region display in the case
that a plurality of components of one type are arranged
around a square reference component. In addition, even
a plurality of types of components can be included in
20 a region. Furthermore, the shape of the reference
component is not limited to square and any other shapes
can be adopted.

Fig. 27 is a flowchart of the process of displaying
regions along the surrounding of a reference component.
25 First of all, the user indicates the type of components,

the number of components M and a layout distance G between components to be included in a region (step 2001), and indicates a component to be a reference component from among arranged components (step 2002). In Fig. 20, an
 5 element C is designated as the type of components, fifty is designated as the number of components M and $2mm$ is designated as the layout distance G . In Fig. 21, an element B is designated as the reference component.

Then, the global floor planner 301 calculates the
 10 maximum number of the indicated components that can be arranged at one side of the reference component based on the indicated layout distance in reference to the component contour (step 2003). Specifically, the maximum value of such N that satisfies the following equation
 15 is obtained by setting as W the width of a component included in a region and the thus-obtained maximum value is stored as N .

$$\text{width of reference component} \geq W \times N + G \times (N - 1)$$

20

Then, it is determined whether or not the number of components ($N \times 4$) that can be arranged around the reference component is equal to or greater than the indicated number M (step 2004). If $M > N \times 4$, it is determined
 25 that a region-display process cannot be performed under

the indicated condition (step 2005) and the process terminates.

If $M \leq N \times 4$, a region generation start position, a region generation direction and a distance from a reference component that are initial conditions of region generation are inquired for a user (step 2006). In Fig. 22, a coordinate (50,50) is indicated as the region generation start position, a clockwise direction is indicated as the region generation direction and 10 mm is indicated as the distance from the reference component.

When the user indicates the initial condition of region generation, the global floor planner 301 calculates the maximum number of components that can be arranged as the region in the range from the region generation start position to the end of the reference component toward the region generation direction (step 2007). Specifically, the maximum value of such $N0$ that satisfies the following equation is obtained and the obtained maximum value is stored as $N0$.

length from region generation start position to end of reference component toward region generation direction
 $\geq W \times N0 + G \times (N0 - 1)$

Then, the width required for region display is calculated and the region is displayed using the obtained width (step 2008). Specifically, a region width is obtained by the following equation using $\text{Min}(N0, M)$ representing the smaller value between the obtained $N0$ and the indicated number M .

$$\text{region width} = W \times \text{Min}(N0, M) + G \times (\text{Min}(N0, M) - 1)$$

Fig. 23 shows a display example of the case that M is equal to or greater than $N0$. In this case, a component region 1901 is displayed using a value close to the length measured from the region generation start position to the end of the reference component as the region width.

Subsequently, it is determined whether or not M is greater than $N0$ (step 2009). In the case of $M \leq N0$, all the components of the indicated number M have been displayed as a region in step 2008 so that the process terminates.

In the case of $M > N0$, components remain as not-displayed so that an additional region display process is performed (steps 2010 to 2012). At first, the region generation start position is moved to the end of the adjacent side in the region generation direction of the reference component (step 2010). In

Fig. 24, X corresponds to the moved start position.

After that, a width required for a region display process is calculated and a region is displayed based on the calculated width (step 2011). Here, a region width
 5 is obtained by the following equation using $\text{Min}(N, (M - \text{number of region-displayed components}))$ that represents the smaller value between the maximum number N of components obtained in step 2003 and the number of not-region-displayed components ($M - \text{number of}$
 10 region-displayed components).

region width

$$= W \times \text{Min}(N, (M - \text{number of region-displayed components}))$$

$$+ G \times (\text{Min}(N, (M - \text{number of region-displayed components}))$$
 15
$$- 1)$$

In Fig. 24, a component region 1902 is displayed using the value close to a length measured from the moved region generation start position to the end of the
 20 reference component (length of one side of the reference component) as the region width.

Then, it is determined whether or not the number of region-displayed components reaches M (step 2012). If the number of region-displayed components does not
 25 reach M , processes in and after step 2010 are repeated.

When all the M components have been displayed, the process terminates.

In this way, all the indicated components are region-displayed as shown in Fig. 25. In Fig. 25, four
5 component regions 1901, 1902, 1903 and 1904 are displayed along the surrounding of the reference component.

In this example, one rectangle component region is generated for each side of the reference component but it is possible to concatenate these regions into
10 one component region and display it. In this case, a component region 1905 is displayed as shown in Fig. 26.

In the above-mentioned preferred embodiment, a circumscribed rectangle of a component is used as a component contour but other arbitrary shapes (polygon,
15 etc.) can be used as component contours. Furthermore, an electronic circuit design method of the present invention can be applied to various types of circuit design such as a large scale integrated circuit, a multichip module, a printed circuit board, etc.

20 According to the present invention, when a global layout is examined at the upstream stage of electronic circuit design, it is possible to collectively arrange a plurality of components as one region in consideration of the global size and layout distance between components.
25 In this way, the global layout position and occupied

area of components to be arranged can be figured out without individually arranging components so that the examination time of a global component layout can be shortened.

5 Furthermore, a component layout can be effectively examined using a region by being provided with functions of generation in consideration of the relative position relation with other components, the transformation, integration and division of regions.

10 Furthermore, it is possible to simulate a transmission waveform, an electromagnetic wave, heat, cost, etc., which is one of the effective methods of examining a design constraint, by enabling a region to have attribute information such as the characteristic
15 value of a component, etc.